

WHAT IS CLAIMED IS:

1 1. A circuit for performing a line loop back test, the circuit comprising:
2 a receiver that receives an input signal from a receiver communication line;
3 a deserializer coupled to the receiver that converts high speed serial receiver
4 data derived from an input signal received by the receiver into low speed parallel data;
5 a low speed parallel loop back data multiplexer coupled to the deserializer that
6 selects either the low speed parallel data from the deserializer or low speed parallel input
7 data;
8 a serializer coupled to the low speed parallel loop back data multiplexer that
9 converts low speed parallel output data from the low speed parallel loop back data
10 multiplexer into high speed serial transmitter data; and
11 a transmitter coupled to the serializer that converts the high speed serial
12 transmitter data into an output signal for transmission across a transmitter communication
13 line.

1 2. A circuit as in claim 1,
2 wherein the deserializer further produces a low speed clock output signal,
3 further comprising:
4 a low speed loop back reference clock multiplexer coupled to the deserializer
5 that selects either the low speed clock output signal from the deserializer or a reference clock
6 input signal.

1 3. A circuit as in claim 2, further comprising:
2 a clock multiplying unit coupled to the low speed loop back reference clock
3 multiplexer and the serializer that converts a low speed output of the low speed loop back
4 reference clock multiplexer into a high speed clock signal;
5 wherein the serializer generates the high speed serial transmitter data in
6 synchronization with the high speed clock signal received from the clock multiplying unit.

1 4. A circuit as in claim 3, further comprising:
2 a first-in-first-out buffer coupled to the serializer that provides coupling
3 between the serializer and the low speed parallel loop back data multiplexer; and

4 a low speed loop back clock multiplexer coupled to the first-in-first-out buffer
5 that selects either the low speed clock output signal from the deserializer or a low speed clock
6 input signal; and

7 a clock divider circuit coupled to the first-in-first-out buffer that converts the
8 high speed clock signal from the clock multiplying unit into a low speed FIFO output clock;
9 wherein the first-in-first-out buffer receives the low speed parallel output data
10 from the low speed parallel loop back data multiplexer in synchronization with a clock
11 multiplexer output received from the low speed clock multiplexer;

12 wherein the first-in-first-out buffer transmits low speed parallel FIFO data to
13 the serializer in synchronization with the low speed FIFO output clock received from the
14 clock divider.

15 5. A circuit as in claim 1, further comprising:

16 a low speed parallel loop back data buffer that provides coupling between the
17 deserializer and the low speed parallel loop back data multiplexer.

18 6. A circuit as in claim 2, further comprising:

19 a low speed loop back clock buffer that provides coupling between the
20 deserializer and the low speed loop back reference clock multiplexer.

21 7. A circuit as in claim 4, further comprising:

22 a low speed loop back clock buffer that provides coupling between the
23 deserializer and the low speed loop back reference clock multiplexer, and that provides
24 coupling between the deserializer and the low speed loop back clock multiplexer.

25 8. A circuit as in claim 1, further comprising:

26 a clock and data recovery unit that provides coupling between the receiver and
27 the deserializer.

28 9. A circuit for performing a line loop back test, the circuit comprising:

29 a serializer that receives a serializer parallel data input signal and that
30 generates a serializer serial data output signal;

31 a first-in-first-out buffer having a FIFO parallel data input signal and a FIFO
32 parallel data output signal;

6 a loop back data multiplexer that receives a loop back data multiplexer parallel
7 data input signal and a loop back data multiplexer parallel loop back input signal and that
8 generates a loop back data multiplexer parallel data output signal;
9 a loop back data buffer that receives a loop back data buffer parallel input
10 signal and that generates a loop back data buffer parallel output signal; and
11 a deserializer that receives a deserializer serial data input signal and that
12 generates a deserializer parallel data output signal;
13 wherein the deserializer parallel data output signal is coupled to the loop back
14 data buffer parallel input signal;
15 wherein the loop back data buffer parallel output signal is coupled to the loop
16 back data multiplexer parallel loop back input signal;
17 wherein the loop back data multiplexer parallel data output signal is coupled to
18 the FIFO parallel data input signal;
19 wherein the FIFO parallel data output signal is coupled to the serializer
20 parallel data input signal.

1 10. A circuit as in claim 9, further comprising:
2 a clock multiplier unit that receives a clock multiplier unit input signal and
3 that generates a clock multiplier unit output signal;
4 wherein the serializer further receives a serializer clock input signal;
5 wherein the clock multiplier unit output signal is coupled to the serializer
6 clock input signal.

1 11. A circuit as in claim 10, further comprising:
2 a loop back reference clock multiplexer that receives a loop back reference
3 clock multiplexer reference clock input signal and a loop back reference clock multiplexer
4 loop back input signal and that generates a loop back reference clock multiplexer clock
5 output signal;
6 wherein the loop back reference clock multiplexer clock output is coupled to
7 the clock multiplier unit input signal.

1 12. A circuit as in claim 11, further comprising:
2 a loop back clock buffer that receives a loop back clock buffer input signal and
3 that produces a loop back clock buffer output signal;
4 wherein the deserializer further generates a deserializer clock output;

5 wherein the loop back clock buffer output signal is coupled to the loop back
6 reference clock multiplexer loop back input signal;
7 wherein the deserializer clock output signal is coupled to the loop back clock
8 buffer input signal.

1 13. A circuit as in claim 12, further comprising:
2 a loop back clock multiplexer that receives a loop back clock multiplexer
3 clock input signal and a loop back clock multiplexer loop back input signal and that generates
4 a loop back clock multiplexer output signal;
5 wherein the first-in-first-out buffer further receives a FIFO input clock signal;
6 wherein the loop back clock multiplexer output signal is coupled to the FIFO
7 input clock signal;
8 wherein the loop back buffer output signal is coupled to the loop back clock
9 multiplexer loop back input signal.

1 14. A circuit as in claim 13, further comprising:
2 a clock divider that receives a clock divider input signal and that generates a
3 clock divider output signal;
4 wherein the first-in-first-out buffer further receives a FIFO output clock
5 signal;
6 wherein the clock divider input signal is coupled to the loop back reference
7 clock multiplexer output signal;
8 wherein the clock divider output signal is coupled to the FIFO output clock
9 signal.

1 15. A circuit as in claim 13, further comprising:
2 a loop back control signal;
3 wherein the loop back reference clock multiplexer further receives a loop back
4 reference clock multiplexer select signal;
5 wherein the loop back clock multiplexer further receives a loop back clock
6 multiplexer select signal;
7 wherein the loop back data multiplexer further receives a loop back data
8 multiplexer select signal;

9 wherein the loop back control signal is coupled to the loop back reference
10 clock multiplexer select signal, the loop back clock multiplexer select signal, and the loop
11 back data multiplexer select signal.

1 16. A circuit as in claim 15,
2 wherein when the loop back control signal is asserted,
3 the loop back reference clock multiplexer is operative to communicate the
4 loop back reference clock multiplexer loop back input signal to the loop back reference clock
5 multiplexer output signal,
6 the loop back clock multiplexer is operative to communicate the loop back
7 clock multiplexer loop back input signal to the loop back clock multiplexer output signal, and
8 the loop back data multiplexer is operative to communicate the loop back data
9 multiplexer parallel loop back input signal to the loop back data multiplexer parallel data
10 output signal; and

11 wherein when the loop back control signal is deasserted,
12 the loop back reference clock multiplexer is operative to communicate the
13 loop back reference clock multiplexer reference clock input signal to the loop back reference
14 clock multiplexer output signal,

15 the loop back clock multiplexer is operative to communicate the loop back
16 clock multiplexer clock input signal to the loop back clock multiplexer output signal, and
17 the loop back data multiplexer is operative to communicate the loop back data
18 multiplexer parallel data input signal to the loop back data multiplexer parallel data output
19 signal.

1 17. A circuit for performing a line loop back test, the circuit comprising:
2 a serializer that receives a serializer parallel data input signal and that
3 generates a serializer serial data output signal;
4 a first-in-first-out buffer having a FIFO parallel data input signal and a FIFO
5 parallel data output signal;
6 a loop back data multiplexer that receives a loop back data multiplexer parallel
7 data input signal and a loop back data multiplexer parallel loop back input signal and that
8 generates a loop back data multiplexer parallel data output signal; and
9 a deserializer that receives a deserializer serial data input signal and that
10 generates a deserializer parallel data output signal;

11 wherein the deserializer parallel data output signal is coupled to the loop back
12 data multiplexer parallel loop back input signal;
13 wherein the loop back data multiplexer parallel data output signal is coupled to
14 the FIFO parallel data input signal;
15 wherein the FIFO parallel data output signal is coupled to the serializer
16 parallel data input signal.

1 18. A circuit as in claim 17, further comprising:
2 a clock multiplier unit that receives a clock multiplier unit input signal and
3 that generates a clock multiplier unit output signal;
4 wherein the serializer further receives a serializer clock input signal;
5 wherein the clock multiplier unit output signal is coupled to the serializer
6 clock input signal.

7 19. A circuit as in claim 18, further comprising:
8 a loop back reference clock multiplexer that receives a loop back reference
9 clock multiplexer reference clock input signal and a loop back reference clock multiplexer
10 loop back input signal and that generates a loop back reference clock multiplexer clock
11 output signal;
12 wherein the loop back reference clock multiplexer clock output is coupled to
13 the clock multiplier unit input signal.

1 20. A circuit as in claim 19,
2 wherein the deserializer further generates a deserializer clock output;
3 wherein the deserializer clock output signal is coupled to the loop back
4 reference clock multiplexer loop back input signal.

1 21. A circuit as in claim 20, further comprising:
2 a loop back clock multiplexer that receives a loop back clock multiplexer
3 clock input signal and a loop back clock multiplexer loop back input signal and that generates
4 a loop back clock multiplexer output signal;
5 wherein the first-in-first-out buffer further receives a FIFO input clock signal;
6 wherein the loop back clock multiplexer output signal is coupled to the FIFO
7 input clock signal;

8 wherein the deserializer clock output signal is coupled to the loop back clock
9 multiplexer loop back input signal.

1 22. A circuit as in claim 21, further comprising:
2 a clock divider that receives a clock divider input signal and that generates a
3 clock divider output signal;
4 wherein the first-in-first-out buffer further receives a FIFO output clock
5 signal;
6 wherein the clock divider input signal is coupled to the loop back reference
7 clock multiplexer output signal;
8 wherein the clock divider output signal is coupled to the FIFO output clock
9 signal.

10 23. A circuit as in claim 21, further comprising:
11 a loop back control signal;
12 wherein the loop back reference clock multiplexer further receives a loop back
13 reference clock multiplexer select signal;
14 wherein the loop back clock multiplexer further receives a loop back clock
15 multiplexer select signal;
16 wherein the loop back data multiplexer further receives a loop back data
17 multiplexer select signal;
18 wherein the loop back control signal is coupled to the loop back reference
19 clock multiplexer select signal, the loop back clock multiplexer select signal, and the loop
20 back data multiplexer select signal.

1 24. A circuit as in claim 23,
2 wherein when the loop back control signal is asserted,
3 the loop back reference clock multiplexer is operative to communicate the
4 loop back reference clock multiplexer loop back input signal to the loop back reference clock
5 multiplexer output signal,
6 the loop back clock multiplexer is operative to communicate the loop back
7 clock multiplexer loop back input signal to the loop back clock multiplexer output signal, and
8 the loop back data multiplexer is operative to communicate the loop back data
9 multiplexer parallel loop back input signal to the loop back data multiplexer parallel data
10 output signal; and

11 wherein when the loop back control signal is deasserted,
12 the loop back reference clock multiplexer is operative to communicate the
13 loop back reference clock multiplexer reference clock input signal to the loop back reference
14 clock multiplexer output signal,
15 the loop back clock multiplexer is operative to communicate the loop back
16 clock multiplexer clock input signal to the loop back clock multiplexer output signal, and
17 the loop back data multiplexer is operative to communicate the loop back data
18 multiplexer parallel data input signal to the loop back data multiplexer parallel data output
19 signal.

1 25. A circuit for performing a line loop back test, the circuit comprising:
2 a serializer that receives a serializer parallel data input signal and that
3 generates a serializer serial data output signal;
4 a loop back data multiplexer that receives a loop back data multiplexer parallel
5 data input signal and a loop back data multiplexer parallel loop back input signal and that
6 generates a loop back data multiplexer parallel data output signal;
7 a loop back data buffer having a loop back data buffer parallel input signal and
8 a loop back data buffer parallel output signal; and
9 a deserializer that receives a deserializer serial data input signal and that
10 generates a deserializer parallel data output signal;
11 wherein the deserializer parallel data output signal is coupled to the loop back
12 data buffer parallel input signal;
13 wherein the loop back data buffer parallel output signal is coupled to the loop
14 back data multiplexer parallel loop back input signal;
15 wherein the loop back data multiplexer parallel data output signal is coupled to
16 the serializer parallel data input signal.

1 26. A circuit as in claim 25, further comprising:
2 a clock multiplier unit that receives a clock multiplier unit input signal and
3 that generates a clock multiplier unit output signal;
4 wherein the serializer further receives a serializer clock input signal;
5 wherein the clock multiplier unit output signal is coupled to the serializer
6 clock input signal.

1 27. A circuit as in claim 26, further comprising:

2 a loop back reference clock multiplexer that receives a loop back reference
3 clock multiplexer reference clock input signal and a loop back reference clock multiplexer
4 loop back input signal and that generates a loop back reference clock multiplexer clock
5 output signal;
6 wherein the loop back reference clock multiplexer clock output is coupled to
7 the clock multiplier unit input signal.

1 28. A circuit as in claim 27, further comprising:
2 a loop back clock buffer that receives a loop back clock buffer input signal and
3 that produces a loop back clock buffer output signal;
4 wherein the deserializer further generates a deserializer clock output;
5 wherein the loop back clock buffer output signal is coupled to the loop back
6 reference clock multiplexer loop back input signal;
7 wherein the deserializer clock output signal is coupled to the loop back clock
8 buffer input signal.

1 29. A circuit as in claim 28, further comprising:
2 a loop back control signal;
3 wherein the loop back reference clock multiplexer further receives a loop back
4 reference clock multiplexer select signal;
5 wherein the loop back data multiplexer further receives a loop back data
6 multiplexer select signal;
7 wherein the loop back control signal is coupled to the loop back reference
8 clock multiplexer select signal and the loop back data multiplexer select signal.

1 30. A circuit as in claim 29,
2 wherein when the loop back control signal is asserted,
3 the loop back reference clock multiplexer is operative to communicate the
4 loop back reference clock multiplexer loop back input signal to the loop back reference clock
5 multiplexer output signal, and
6 the loop back data multiplexer is operative to communicate the loop back data
7 multiplexer parallel loop back input signal to the loop back data multiplexer parallel data
8 output signal; and
9 wherein when the loop back control signal is deasserted,

10 the loop back reference clock multiplexer is operative to communicate the
11 loop back reference clock multiplexer reference clock input signal to the loop back reference
12 clock multiplexer output signal, and
13 the loop back data multiplexer is operative to communicate the loop back data
14 multiplexer parallel data input signal to the loop back data multiplexer parallel data output
15 signal.

1 31. A circuit for performing a line loop back test, the circuit comprising:
2 a serializer that receives a serializer parallel data input signal and that
3 generates a serializer serial data output signal;
4 a loop back data multiplexer that receives a loop back data multiplexer parallel
5 data input signal and a loop back data multiplexer parallel loop back input signal and that
6 generates a loop back data multiplexer parallel data output signal; and
7 a deserializer that receives a deserializer serial data input signal and that
8 generates a deserializer parallel data output signal;
9 wherein the deserializer parallel data output signal is coupled to the loop back
10 data multiplexer parallel loop back input signal;
11 wherein the loop back data multiplexer parallel data output signal is coupled to
12 the serializer parallel data input signal.

1 32. A circuit as in claim 31 further comprising:
2 a clock multiplier unit that receives a clock multiplier unit input signal and
3 that generates a clock multiplier unit output signal;
4 wherein the serializer further receives a serializer clock input signal;
5 wherein the clock multiplier unit output signal is coupled to the serializer
6 clock input signal.

1 33. A circuit as in claim 32, further comprising:
2 a loop back reference clock multiplexer that receives a loop back reference
3 clock multiplexer reference clock input signal and a loop back reference clock multiplexer
4 loop back input signal and that generates a loop back reference clock multiplexer clock
5 output signal;
6 wherein the loop back reference clock multiplexer clock output is coupled to
7 the clock multiplier unit input signal.

34. A circuit as in claim 33,
wherein the deserializer further generates a deserializer clock output;
wherein the loop back reference clock multiplexer loop back input signal is
coupled to the deserializer clock output signal.

35. A circuit as in claim 34, further comprising:
a loop back control signal;
wherein the loop back reference clock multiplexer further receives a loop back
reference clock multiplexer select signal;
wherein the loop back data multiplexer further receives a loop back data
multiplexer select signal;
wherein the loop back control signal is coupled to the loop back reference
clock multiplexer select signal and the loop back data multiplexer select signal.

36. A circuit as in claim 35,
wherein when the loop back control signal is asserted,
the loop back reference clock multiplexer is operative to communicate the
loop back reference clock multiplexer loop back input signal to the loop back reference clock
multiplexer output signal, and
the loop back data multiplexer is operative to communicate the loop back data
multiplexer parallel loop back input signal to the loop back data multiplexer parallel data
output signal; and
wherein when the loop back control signal is deasserted,
the loop back reference clock multiplexer is operative to communicate the
loop back reference clock multiplexer reference clock input signal to the loop back reference
clock multiplexer output signal, and
the loop back data multiplexer is operative to communicate the loop back data
multiplexer parallel data input signal to the loop back data multiplexer parallel data output
signal.

37. A method of performing a line loop back test, the method comprising
the steps of:
(a) receiving an input signal from a receiver communication line;

4 (b) converting high speed serial receiver data derived from an input signal
5 into low speed parallel data;
6 (c) selecting by a low speed parallel loop back data multiplexer either the
7 low speed parallel data or low speed parallel input data as low speed parallel output data;
8 (d) converting the low speed parallel output data into high speed serial
9 transmitter data; and
10 (e) converting the high speed serial transmitter data into an output signal
11 for transmission across a transmitter communication line.

1 38. A method as in claim 37,
2 wherein step (b) further comprises the step of:
3 (f) producing a low speed clock output signal;
4 the method further comprising the step of:
5 (g) selecting by a low speed loop back reference clock multiplexer either
6 the low speed clock output signal or a reference clock input signal.

1 39. A method as in claim 38, further comprising the step of:
2 (h) converting a low speed output of step (g) into a high speed clock
3 signal;
4 wherein step (d) comprises the step of:
5 (i) generating the high speed serial transmitter data in synchronization
6 with the high speed clock signal.

1 40. A method as in claim 39,
2 wherein a first-in-first-out buffer provides coupling between a serializer that
3 performs step (d) and a low speed parallel loop back data multiplexer that performs step (c);
4 the method further comprising the step of:
5 selecting by a low speed loop back clock multiplexer coupled to the first-in-
6 first-out buffer either the low speed clock output signal or a low speed clock input signal;
7 converting by a clock divider circuit coupled to the first-in-first-out buffer the
8 high speed clock signal into a low speed FIFO output clock;
9 receiving by the first-in-first-out buffer the low speed parallel output data from
10 a low speed parallel loop back data multiplexer in synchronization with a clock multiplexer
11 output received from the low speed clock multiplexer; and

12 transmitting by the first-in-first-out buffer low speed parallel FIFO data to the
13 serializer in synchronization with the low speed FIFO output clock received from the clock
14 divider.

1 41. A method as in claim 37,
2 wherein a low speed parallel loop back data buffer provides coupling between
3 a deserializer that performs step (b) and a low speed parallel loop back data multiplexer that
4 performs step (c).

1 42. A method as in claim 38,
2 wherein a low speed loop back clock buffer provides coupling between a
3 deserializer that performs step (f) and a low speed loop back reference clock multiplexer that
4 performs step (g).

1 43. A method as in claim 40,
2 wherein a low speed loop back clock buffer provides coupling between the
3 deserializer that performs step (f) and a low speed loop back reference clock multiplexer, and
4 that provides coupling between the deserializer that performs step (f) and the low speed loop
5 back clock multiplexer.

1 44. A method as in claim 37,
2 wherein a clock and data recovery unit provides coupling between a receiver
3 that performs step (a) and a deserializer that performs step (b).